Senior ASIC/FPGA Engineer with Security Clearance

Company: General Dynamics Mission Systems
Location: Scottsdale
Posted on: March 27, 2020

Job Description:

Basic Qualifications Bachelor's degree in Electrical or Computer Engineering, a related specialized area or field is required (or equivalent experience) plus a minimum of 8 years of relevant experience; or Master's degree plus a minimum of 6 years of relevant experience CLEARANCE REQUIREMENTS: Department of Defense TS/SCI security clearance is preferred at time of hire. Candidates must be able to obtain a TS/SCI clearance within a reasonable amount of time from date of hire. Applicants selected will be subject to a U.S. Government security investigation and must meet eligibility requirements for access to classified information. Due to the nature of work performed within our facilities, U.S. citizenship is required. Responsibilities for this Position General Dynamics Mission Systems has an immediate opening for a Senior ASIC/FPGA Engineer. This position provides an opportunity to further advance the cutting-edge technology that supports some of our nation's core defense/intelligence services and systems. General Dynamics Mission Systems employees work closely with esteemed customers to develop solutions that allow them to carry out high-stakes national security missions. Key Responsibilities The Senior ASIC/FPGA Engineer will possess in-depth field programmable gate arrays (FPGA), digital signal processor (DSP), and/or global positioning system (GPS) experience utilizing Verilog/SystemVerilog for integrated circuit (IC) design and verification. S/he will support ASIC complementary metal-oxide semiconductor (CMOS) technologies 45nm or smaller and support DSP and/or custom digital interface design or verification tasks for IC devices to be utilized in hi-reliability space-based communications systems. In this role the Senior ASIC/FPGA Engineer will be responsible for the following: * Design responsibilities include most, if not all, phases of design including architecture and requirements development, preliminary and detail design and verification development and documentation, synthesis, timing analysis, clock domain crossing analysis, equivalence checking, IC radiation analysis, and interfacing with wafer foundry engineers.* Verification responsibilities include developing SystemVerilog assertions and functional coverage to support an assertion-based, coverage-driven constrained random verification methodology.In addition, the successful candidate must: * Be able to effectively and efficiently work with other team members to include other IC design and verification engineers, systems engineers, software engineers, project managers, customers and suppliers.* Possess experience in implementing novel DSP algorithms efficiently into Xilinx FPGA structures or ASIC custom logic.* Have knowledge of Polyphase Filter, Finite Impulse Response (FIR) Filter, Fast Fourier Transform (FFT)/Discrete Fourier Transform (DFT) design structures.Qualifications (Preferred) Experience with most, if not all, of the following languages and processes are highly desired: * Verilog* SystemVerilog* C* Perl* Behavioral and register transfer level (RTL) Simulation* FPGA design* Synthesis* Direct Programming Interface (DPI)Experience with most, if not all, of the following electronic design automation (EDA) design tools from Synopsys and Mentor Graphics highly desired such as: * Mentor QuestaSim* Mentor Precision (FPGA)* Mentor 0-in CDC* Xilinx ISE / Vivado* Synopsys Design Compiler / ICC (ASIC)* Synopsys Primetime* Rational Clearcase Data Management#CJ1 Company Overview General Dynamics Mission Systems (GDMS) engineers a diverse portfolio of high technology solutions, products and services that enable customers to successfully execute missions across all domains of operation. With a global team of 13,000+ top professionals, we partner with the best in industry to expand the bounds of innovation in the defense and scientific arenas. Given the nature of our work and who we are, we value trust, honesty, alignment and transparency. We offer highly competitive benefits and pride ourselves in being a great place to work with a shared sense of purpose. You will also enjoy a flexible work environment where contributions are recognized and rewarded. If who we are and what we do resonates with you, we invite you to join our high performance team! General Dynamics is an Equal Opportunity/Affirmative Action Employer that is committed to hiring a diverse and talented workforce. EOE/Disability/Veteran

Keywords: General Dynamics Mission Systems, Scottsdale , Senior ASIC/FPGA Engineer with Security Clearance, Engineering , Scottsdale, Arizona